

Abstract of Citation 4

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 09007313 A

(43) Date of publication of application: 10 . 01 . 97

(51) Int CI

G11B 20/18 G11B 20/18 G11B 20/14 // G11B 7/00

(21) Application number: 07155881

(22) Date of filing: 22 . 06 . 95

(71) Applicant:

MATSUSHITA ELECTRIC IND CO

LTD

(72) Inventor.

NAKAJIMA TAKESHI **FURUMIYA SHIGERU** TAKEMURA YOSHIYA

(54) DIGITAL INFORMATION REPRODUCER

(57) Abstract:

PURPOSE: To achieve an accurate clock reproduction by a method wherein a response characteristic of a recording/reproducing system is detected and an expected value of a multivalued level is controlled from the results of the detection to improve an error rate by a PRML signal processing.

CONSTITUTION: An expected value controller 5 sorts and stores a digital data subjected to an A/D conversion 3 based on a survival pulse obtained during a viterbi decoding operation and detects a response characteristic of a recording/ reproducing system based on the digital data to determine changes in level contained in a reproduction signal. An expected value of a multivalued level used in the viterbi decoder 4 is controlled from the results of the detection. Then, the expected value of the decoder 4 is followed according to changes in level regardless of any changes caused in the level of the reproduction signal.

COPYRIGHT: (C)1997,JPO

